Computer Science – Hardware Architecture
Scientific paper
2009-10-20
Computer Science
Hardware Architecture
7 pages, 5 figures
Scientific paper
To cope with the soft errors and make full use of the multi-core system, this paper gives an efficient fault-tolerant hardware and software co-designed architecture for multi-core systems. And with a not large number of test patterns, it will use less than 33% hardware resources compared with the traditional hardware redundancy (TMR) and it will take less than 50% time compared with the traditional software redundancy (time redundant).Therefore, it will be a good choice for the fault-tolerant architecture for the future high-reliable multi-core systems.
Qiao Fei
Wang Hui
Xia Bingbing
Yang Huazhong
No associations
LandOfFree
A Fault-tolerant Structure for Reliable Multi-core Systems Based on Hardware-Software Co-design does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with A Fault-tolerant Structure for Reliable Multi-core Systems Based on Hardware-Software Co-design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A Fault-tolerant Structure for Reliable Multi-core Systems Based on Hardware-Software Co-design will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-143496