A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs

Details A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs

2007-10-25

arxiv.org/abs/0710.4759v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

As technology scales down, the static power is expected to become a significant fraction of the total power. The exponential dependence of static power with the operating temperature makes the thermal profile estimation of high-performance ICs a key issue to compute the total power dissipated in next-generations. In this paper we present accurate and compact analytical models to estimate the static power dissipation and the temperature of operation of CMOS gates. The models are the fundamentals of a performance estimation tool in which numerical procedures are avoided for any computation to set a faster estimation and optimization. The models developed are compared to measurements and SPICE simulations for a 0.12mm technology showing excellent results.

Affiliated with

Also associated with

No associations

Rating

A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432382