A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application

Details A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application

2008-08-04

arxiv.org/abs/0808.0374v1

EEPIS, 2007

Computer Science

Robotics

5 pages, 5 authors, conference

Scientific paper

- This paper describes a pipeline analog-to-digital converter is implemented for high speed camera. In the pipeline ADC design, prime factor is designing operational amplifier with high gain so ADC have been high speed. The other advantage of pipeline is simple on concept, easy to implement in layout and have flexibility to increase speed. We made design and simulation using Mentor Graphics Software with 0.6 \mu m CMOS technology with a total power dissipation of 75.47 mW. Circuit techniques used include a precise comparator, operational amplifier and clock management. A switched capacitor is used to sample and multiplying at each stage. Simulation a worst case DNL and INL of 0.75 LSB. The design operates at 5 V dc. The ADC achieves a SNDR of 44.86 dB. keywords: pipeline, switched capacitor, clock management

Affiliated with

Also associated with

No associations

Rating

A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-384086