Single Spin Logic Implementation of VLSI Adders

Details Single Spin Logic Implementation of VLSI Adders Single Spin Logic Implementation of VLSI Adders

2011-11-22

arxiv.org/abs/1111.5086v1

Physics

Quantum Physics

9 pages, 18 figures

Scientific paper

Some important VLSI adder circuits are implemented using quantum dots (qd) and Spin Polarized Scanning Tunneling Microscopy (SPSTM) in Single Spin Logic (SSL) paradigm. A simple comparison between these adder circuits shows that the mirror adder implementation in SSL does not carry any advantage over CMOS adder in terms of complexity and number of qds, opposite to the trend observed in their charge-based counterparts. On the contrary, the transmission gate adder, Static and Dynamic Manchester carry gate adders in SSL reduce the complexity and number of qds, in harmony with the trend shown in transistor adders.

Affiliated with

Also associated with

No associations

Rating

Single Spin Logic Implementation of VLSI Adders does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Single Spin Logic Implementation of VLSI Adders, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single Spin Logic Implementation of VLSI Adders will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-552445