Specification Test Compaction for Analog Circuits and MEMS

Details Specification Test Compaction for Analog Circuits and MEMS Specification Test Compaction for Analog Circuits and MEMS

2007-10-25

arxiv.org/abs/0710.4719v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

Testing a non-digital integrated system against all of its specifications can be quite expensive due to the elaborate test application and measurement setup required. We propose to eliminate redundant tests by employing e-SVM based statistical learning. Application of the proposed methodology to an operational amplifier and a MEMS accelerometer reveal that redundant tests can be statistically identified from a complete set of specification-based tests with negligible error. Specifically, after eliminating five of eleven specification-based tests for an operational amplifier, the defect escape and yield loss is small at 0.6% and 0.9%, respectively. For the accelerometer, defect escape of 0.2% and yield loss of 0.1% occurs when the hot and colt tests are eliminated. For the accelerometer, this level of Compaction would reduce test cost by more than half.

Affiliated with

Also associated with

No associations

Rating

Specification Test Compaction for Analog Circuits and MEMS does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Specification Test Compaction for Analog Circuits and MEMS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Specification Test Compaction for Analog Circuits and MEMS will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432103