The VLSI Design of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm

Details The VLSI Design of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm The VLSI Design of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm

May 1982

adsabs.harvard.edu/abs/1982tdapr..70...72t

The Telecommunications and Data Acquisition Progress Report, TDA PR 42-70, May and June 1982, pp. 72-86

Physics

Scientific paper

Not Available

Affiliated with

Also associated with

No associations

Rating

The VLSI Design of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with The VLSI Design of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and The VLSI Design of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-1102039