Computer Science – Hardware Architecture
Scientific paper
2011-09-04
International Journal of Advanced Information Technology (IJAIT) Vol. 1, No. 4, August 2011
Computer Science
Hardware Architecture
Scientific paper
10.5121/ijait.2011.1403
The semiconductor industry is reaching a fascinating confluence in several evolutionary trends that will likely lead to a number of revolutionary changes in the design, implementation, scaling, and the use of computer systems. However, recently Moore's law has come to a stand-still since device scaling beyond 65 nm is not practical. 2D integration has problems like memory latency, power dissipation, and large foot-print. 3D technology comes as a solution to the problems posed by 2D integration. The utilization of 3D is limited by the problem of temperature crisis. It is important to develop an accurate power profile extraction methodology to design 3D structure. In this paper, design of 3D integration of memory is considered and hence the static power dissipation of the memory cell is analysed in transistor level and is used to accurately model the inter-layer thermal effects for 3D memory stack. Subsequently, packaging of the chip is considered and modelled using an architecture level simulator. This modelling is intended to analyse the thermal effects of 3D memory, its reliability and lifetime of the chip, with greater accuracy.
Augustine Ajay
Cherian Annmol
Jose Jemy
Pangracious Vinod
No associations
LandOfFree
A Novel Methodology for Thermal Analysis & 3-Dimensional Memory Integration does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with A Novel Methodology for Thermal Analysis & 3-Dimensional Memory Integration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A Novel Methodology for Thermal Analysis & 3-Dimensional Memory Integration will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-109130