The Effected Oxide Capacitor in CMOS Structure of Integrated Circuit Level 5 Micrometer Technology

Details The Effected Oxide Capacitor in CMOS Structure of Integrated Circuit Level 5 Micrometer Technology The Effected Oxide Capacitor in CMOS Structure of Integrated Circuit Level 5 Micrometer Technology

2009-12-20

arxiv.org/abs/0912.3971v1

Journal of Computing, Volume 1, Issue 1, pp 67-70, December 2009

Computer Science

Other Computer Science

Scientific paper

This article is present the effected oxide capacitor in CMOS structure of integrated circuit level 5 micrometer technology. It has designed and basic structure of MOS diode. It establish with aluminum metallization layer by sputtering method, oxide insulator layer mode from silicon dioxide, n+ and p+ semiconductor layer, it has high capacitance concentrate. From the MOS diode structure silicon dioxide thickness 0.5 micrometer, it will get capacitance between aluminum metal layer and p+ semiconductor at 28.62 pF, the capacitance between aluminum metal layer and n+ semiconductor at 29.55 pF. In this article establish second metal layer for measurement density values of first aluminum metal layer with second aluminum metal layer, it has density values at 16 pF.

Affiliated with

Also associated with

No associations

Rating

The Effected Oxide Capacitor in CMOS Structure of Integrated Circuit Level 5 Micrometer Technology does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with The Effected Oxide Capacitor in CMOS Structure of Integrated Circuit Level 5 Micrometer Technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and The Effected Oxide Capacitor in CMOS Structure of Integrated Circuit Level 5 Micrometer Technology will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-62220