Serially Concatenated IRA Codes

Computer Science – Information Theory

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Forty-Fifth Annual Allerton Conference on Communication, Control, and Computing, 2007, 4 pages, 4 figures

Scientific paper

We address the error floor problem of low-density parity check (LDPC) codes on the binary-input additive white Gaussian noise (AWGN) channel, by constructing a serially concatenated code consisting of two systematic irregular repeat accumulate (IRA) component codes connected by an interleaver. The interleaver is designed to prevent stopping-set error events in one of the IRA codes from propagating into stopping set events of the other code. Simulations with two 128-bit rate 0.707 IRA component codes show that the proposed architecture achieves a much lower error floor at higher SNRs, compared to a 16384-bit rate 1/2 IRA code, but incurs an SNR penalty of about 2 dB at low to medium SNRs. Experiments indicate that the SNR penalty can be reduced at larger blocklengths.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

Serially Concatenated IRA Codes does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Serially Concatenated IRA Codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serially Concatenated IRA Codes will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-482427

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.