VHDL Implementation and Verification of ARINC-429 Core

Details VHDL Implementation and Verification of ARINC-429 Core VHDL Implementation and Verification of ARINC-429 Core

2010-11-24

arxiv.org/abs/1011.5374v1

Computer Science

Other Computer Science

7 pages,15 figures

Scientific paper

Modern Avionics are controlled by sophisticated mission components in the Aircraft. The control function is implemented via a standard ARINC-429 bus interface. It is a two-wire point-topoint serial data bus for control communications in Avionics. The bus operates 12.5 or 100kb/sec, the implementation is envisaged for one transmits and receive channel respectively. Further the code can be modified for more no of independent Tx and Rx channels. An on chip memory allotment on the FPGA will provide a buffer bank for storing the incoming or outgoing data. For this purpose SRAM based FPGAs are utilized. This flexible ARINC429 solution gives exactly what is needed for real time applications. The IP can be programmed to send an interrupt to the host and also prepare it to process the data. Majority of the hardware function of digital natures are embedded into a single FPGA by saving in terms of PCB board space, power consumption and volume results. This paper deals with the development, implementation, simulation, and verification of ARINC_429 formats. The IP core development is described in VHDL.

Affiliated with

Also associated with

No associations

Rating

VHDL Implementation and Verification of ARINC-429 Core does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with VHDL Implementation and Verification of ARINC-429 Core, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VHDL Implementation and Verification of ARINC-429 Core will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-241013