Verification and Diagnosis Infrastructure of SoC HDL-model

Details Verification and Diagnosis Infrastructure of SoC HDL-model Verification and Diagnosis Infrastructure of SoC HDL-model

2012-03-03

arxiv.org/abs/1203.0665v1

Computer Science

Other Computer Science

7 pages; International Conference on VLSI, MEMS and NEMS, VMN-2012, 24th - 25th January 2012, Noidar, Uttar, Paradesh, India

Scientific paper

This article describes technology for diagnosing SoC HDL-models, based on transactional graph. Diagnosis method is focused to considerable decrease the time of fault detection and memory for storage of diagnosis matrix by means of forming ternary relations in the form of test, monitor, and functional component. The following problems are solved: creation of digital system model in the form of transaction graph and multi-tree of fault detection tables, as well as ternary matrices for activating functional components in tests, relative to the selected set of monitors; development of a method for analyzing the activation matrix to detect the faults with given depth and synthesizing logic functions for subsequent embedded hardware fault diagnosing.

Affiliated with

Also associated with

No associations

Rating

Verification and Diagnosis Infrastructure of SoC HDL-model does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Verification and Diagnosis Infrastructure of SoC HDL-model, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification and Diagnosis Infrastructure of SoC HDL-model will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-345717