Computer Science – Other Computer Science
Scientific paper
2010-05-06
Computer Science
Other Computer Science
IEEE Publication format, International Journal of Computer Science and Information Security, IJCSIS, Vol. 8 No. 1, April 2010,
Scientific paper
Time-to-market pressure and productivity gap force vendors and researchers to improve embedded system design methodology. Current used design method, Register Transfer Level (RTL), is no longer be adequate to comply with embedded system design necessity. It needs a new methodology for facing the lack of RTL. In this paper, a new methodology of hardware embedded system modeling process is designed for improving design process performance using Transaction Level Modeling (TLM). TLM is a higher abstraction design concept model above RTL model. Parameters measured include design process time and accuracy of design. For implementing RTL model used Avalon and Wishbone buses, both are System on Chip bus. Performance improvement measured by comparing TLM and RTL model process. The experiment results show performance improvements for Avalon RTL using new design methodology are 1,03 for 3-tiers, 1,47 for 4-tiers and 1,69 for 5-tiers. Performance improvements for Wishbone RTL are 1,12 for 3-tiers, 1,17 for 4-tiers and 1,34 for 5-tiers. These results show the trend of design process improvement.
Abdurohman Maman
Kuspriyanto
Sasongko Arif
Sutikno Sarwono
No associations
LandOfFree
The New Embedded System Design Methodology For Improving Design Process Performance does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with The New Embedded System Design Methodology For Improving Design Process Performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and The New Embedded System Design Methodology For Improving Design Process Performance will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-25906