Sinusoidal Frequency Doublers Circuit With Low Voltage 1.5 Volt CMOS Inverter

Computer Science – Other Computer Science

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

4 pages IEEE format, International Journal of Computer Science and Information Security, IJCSIS December 2009, ISSN 1947 5500,

Scientific paper

This paper is present sinusoidal frequency doublers circuit with low voltage 1.5 volt CMOS inverter. Main structure of circuit has three parts that is CMOS inverter circuit, differential amplifier circuit, and square root circuit. This circuit has designed to receive input voltage and give output voltage use few MOS transistor, easy to understand, non complex of circuit, high precision, low error and low power. The Simulation of circuit has MOS transistor functional in active and saturation period. PSpice programmed has used to confirmation of testing and simulation.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

Sinusoidal Frequency Doublers Circuit With Low Voltage 1.5 Volt CMOS Inverter does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Sinusoidal Frequency Doublers Circuit With Low Voltage 1.5 Volt CMOS Inverter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sinusoidal Frequency Doublers Circuit With Low Voltage 1.5 Volt CMOS Inverter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-526089

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.