Reversible Fault-Tolerant Logic

Details Reversible Fault-Tolerant Logic Reversible Fault-Tolerant Logic

2005-04-04

arxiv.org/abs/cs/0504010v1

Computer Science

Information Theory

10 pages, to appear in DSN 2005

Scientific paper

It is now widely accepted that the CMOS technology implementing irreversible logic will hit a scaling limit beyond 2016, and that the increased power dissipation is a major limiting factor. Reversible computing can potentially require arbitrarily small amounts of energy. Recently several nano-scale devices which have the potential to scale, and which naturally perform reversible logic, have emerged. This paper addresses several fundamental issues that need to be addressed before any nano-scale reversible computing systems can be realized, including reliability and performance trade-offs and architecture optimization. Many nano-scale devices will be limited to only near neighbor interactions, requiring careful optimization of circuits. We provide efficient fault-tolerant (FT) circuits when restricted to both 2D and 1D. Finally, we compute bounds on the entropy (and hence, heat) generated by our FT circuits and provide quantitative estimates on how large can we make our circuits before we lose any advantage over irreversible computing.

Affiliated with

Also associated with

No associations

Rating

Reversible Fault-Tolerant Logic does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Reversible Fault-Tolerant Logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reversible Fault-Tolerant Logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-575455