Power Management during Scan Based Sequential Circuit Testing

Details Power Management during Scan Based Sequential Circuit Testing Power Management during Scan Based Sequential Circuit Testing

2011-06-02

arxiv.org/abs/1106.2794v1

Computer Science

Computational Engineering, Finance, and Science

ACIJ 2011

Scientific paper

This paper shows that not every scan cell contributes equally to the power consumption during scan based test. The transitions at some scan cells cause more toggles at the internal signal lines of a circuit than the transitions at other scan cells. Hence the transitions at these scan cells have a larger impact on the power consumption during test application. These scan cells are called power sensitive scan cells.A verilog based approach is proposed to identify a set of power sensitive scan cells. Additional hardware is added to freeze the outputs of power sensitive scan cells during scan shifting in order to reduce the shift power consumption.when multiple scan chain is incorporated along with freezing the power sensitive scan cell,over all power during testing can be reduced to a larger extend.

Affiliated with

Also associated with

No associations

Rating

Power Management during Scan Based Sequential Circuit Testing does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Power Management during Scan Based Sequential Circuit Testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power Management during Scan Based Sequential Circuit Testing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-495660