Computer Science
Scientific paper
Jul 1992
adsabs.harvard.edu/cgi-bin/nph-data_query?bibcode=1992spie.1684....2g&link_type=abstract
In: Infrared readout electronics; Proceedings of the Meeting, Orlando, FL, Apr. 21, 22, 1992 (A93-53076 23-33), p. 2-39.
Computer Science
4
Cmos, Cryogenic Temperature, Field Effect Transistors, Focal Plane Devices, Optimization, Electron Mobility, Fermi Surfaces, Hysteresis
Scientific paper
Below approximately 40 K, conventional CMOS technologies show radical departures from room temperature behavior and classical theory, confounding attempts to design readout circuits that have desirable and predictable behavior. Though the effects often seem difficult to explain, they are in all cases due to the effects of carrier freezeout. We have extensively investigated the device properties of CMOS FETs at temperatures very close to absolute zero and conducted a series of process optimizations designed to overcome anomalies that dominate the device behavior. The resulting technology has been used to build readouts for very long wavelength extrinsic silicon detectors, including staring arrays of significant complexity (256 x 256 pixels). Large die sizes (450 mils) have been produced with high yields (in excess of 50 percent) using this process.
Cable James S.
Cao Chidan
Glidden Robert M.
Lizotte Steven C.
Mason Larry W.
No associations
LandOfFree
Optimization of cryogenic CMOS processes for sub-10 K applications does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Optimization of cryogenic CMOS processes for sub-10 K applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of cryogenic CMOS processes for sub-10 K applications will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-1532517