Modeling State in Software Debugging of VHDL-RTL Designs -- A Model-Based Diagnosis Approach

Details Modeling State in Software Debugging of VHDL-RTL Designs -- A Model-Based Diagnosis Approach Modeling State in Software Debugging of VHDL-RTL Designs -- A Model-Based Diagnosis Approach

2003-11-03

arxiv.org/abs/cs/0311001v1

Computer Science

Artificial Intelligence

Scientific paper

In this paper we outline an approach of applying model-based diagnosis to the field of automatic software debugging of hardware designs. We present our value-level model for debugging VHDL-RTL designs and show how to localize the erroneous component responsible for an observed misbehavior. Furthermore, we discuss an extension of our model that supports the debugging of sequential circuits, not only at a given point in time, but also allows for considering the temporal behavior of VHDL-RTL designs. The introduced model is capable of handling state inherently present in every sequential circuit. The principal applicability of the new model is outlined briefly and we use industrial-sized real world examples from the ISCAS'85 benchmark suite to discuss the scalability of our approach.

Affiliated with

Also associated with

No associations

Rating

Modeling State in Software Debugging of VHDL-RTL Designs -- A Model-Based Diagnosis Approach does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Modeling State in Software Debugging of VHDL-RTL Designs -- A Model-Based Diagnosis Approach, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modeling State in Software Debugging of VHDL-RTL Designs -- A Model-Based Diagnosis Approach will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-232203