Low Power Reversible Parallel Binary Adder/Subtractor

Details Low Power Reversible Parallel Binary Adder/Subtractor Low Power Reversible Parallel Binary Adder/Subtractor

2010-09-30

arxiv.org/abs/1009.6218v1

International Journal of VLSI Design & Communication Systems, 1.3(2010),pp-23-34

Computer Science

Performance

12 pages,VLSICS Journal

Scientific paper

10.5121/vlsic.2010.1303

In recent years, Reversible Logic is becoming more and more prominent technology having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and Optical Computing. Reversibility plays an important role when energy efficient computations are considered. In this paper, Reversible eight-bit Parallel Binary Adder/Subtractor with Design I, Design II and Design III are proposed. In all the three design approaches, the full Adder and Subtractors are realized in a single unit as compared to only full Subtractor in the existing design. The performance analysis is verified using number reversible gates, Garbage input/outputs and Quantum Cost. It is observed that Reversible eight-bit Parallel Binary Adder/Subtractor with Design III is efficient compared to Design I, Design II and existing design.

Affiliated with

Also associated with

No associations

Rating

Low Power Reversible Parallel Binary Adder/Subtractor does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Low Power Reversible Parallel Binary Adder/Subtractor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low Power Reversible Parallel Binary Adder/Subtractor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-243841