Computer Science – Other Computer Science
Scientific paper
2010-08-19
10th International Symposium on Integrated Circuits, Devices and Systems, pp. 397-400, 2004
Computer Science
Other Computer Science
4 pages, 6 figures, 2 tables
Scientific paper
The testing time for a system-on-chip(SOC) largely depends on the design of test wrappers and the test access mechanism(TAM).Wrapper/TAM co-optimization is therefore necessary to minimize SOC testing time . In this paper, we propose an efficient algorithm to construct wrappers that reduce testing time for cores. We further propose a new approach for wrapper/TAM co-optimization based on two-dimensional rectangle packing. This approach considers the diagonal length of the rectangles to emphasize on both TAM widths required by a core and its corresponding testing time.
Hasan Babu Hafiz Md.
Islam Rafiqul Md.
Islam Saiful Md.
Karim Muhammad Rezaul
Mahmud Abdullah Al
No associations
LandOfFree
Efficient Wrapper/TAM Co-Optimization for SOC Using Rectangle Packing does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Efficient Wrapper/TAM Co-Optimization for SOC Using Rectangle Packing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient Wrapper/TAM Co-Optimization for SOC Using Rectangle Packing will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-135247