Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers

Details Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers

2007-12-14

arxiv.org/abs/0712.2302v2

Computer Science

Distributed, Parallel, and Cluster Computing

12 pages, 7 figures. Accepted for Workshop on Large-Scale Parallel Processing 2008. Revised and extended version

Scientific paper

Processor and system architectures that feature multiple memory controllers are prone to show bottlenecks and erratic performance numbers on codes with regular access patterns. Although such effects are well known in the form of cache thrashing and aliasing conflicts, they become more severe when memory access is involved. Using the new Sun UltraSPARC T2 processor as a prototypical multi-core design, we analyze performance patterns in low-level and application benchmarks and show ways to circumvent bottlenecks by careful data layout and padding.

Affiliated with

Also associated with

No associations

Rating

Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-662343