AVR microcontroller simulator for software implemented hardware fault tolerance algorithms research

Details AVR microcontroller simulator for software implemented hardware fault tolerance algorithms research AVR microcontroller simulator for software implemented hardware fault tolerance algorithms research

Jan 2008

adsabs.harvard.edu/cgi-bin/nph-data_query?bibcode=2008spie.6937e..33p&link_type=abstract

Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2007. Edited by Romaniuk, Rys

Statistics

Applications

Scientific paper

Reliability of new, advanced electronic systems becomes a serious problem especially in places like accelerators and synchrotrons, where sophisticated digital devices operate closely to radiation sources. One of the possible solutions to harden the microprocessor-based system is a strict programming approach known as the Software Implemented Hardware Fault Tolerance. Unfortunately, in real environments it is not possible to perform precise and accurate tests of the new algorithms due to hardware limitation. This paper highlights the AVR-family microcontroller simulator project equipped with an appropriate monitoring and the SEU injection systems.

Affiliated with

Also associated with

No associations

Rating

AVR microcontroller simulator for software implemented hardware fault tolerance algorithms research does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with AVR microcontroller simulator for software implemented hardware fault tolerance algorithms research, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and AVR microcontroller simulator for software implemented hardware fault tolerance algorithms research will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-1258099