Architectures for focal plane image processing.

Statistics – Applications

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

4

Image Processing

Scientific paper

Architectures for focal plane image processing are discussed. On-chip image preprocessing for solid-state imagers using analog CCD circuits is described for low, medium, and high density detector arrays. A spatially parallel architecture for low density, high throughput applications is described. For sparse illumination or event detection, a content-addressable architecture is proposed. A new pipelined vector pixel processor architecture for medium density infrared staring focal plane arrays is described. Neighborhood reconstruction during serial readout of high density TV-quality imagers for a pixel processor is considered using delay and analog frame memory techniques. The potential of on-chip read/write analog frame memory for image transformation and frame-to-frame processing is discussed.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

Architectures for focal plane image processing. does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Architectures for focal plane image processing., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architectures for focal plane image processing. will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-1520899

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.