Computer Science – Performance
Scientific paper
May 2003
adsabs.harvard.edu/cgi-bin/nph-data_query?bibcode=2003spie.5022..727b&link_type=abstract
Image and Video Communications and Processing 2003. Edited by Vasudev, Bhaskaran; Hsing, T. Russell; Tescher, Andrew G.; Ebrahim
Computer Science
Performance
Scientific paper
A new chip using a DSP with a novel vector architecture is described. It uses a Very Dense Instruction Word (rather than a VLIW) and exploits the parallelism and narrow data typical of image processing to gain high performance at low cost and power. It contains eight 32-bit datapaths all working off a single instruction, and can do sixteen 16-bit MACs per cycle or four 32-bit memory accesses per cycle to 128 KB of on-chip memory. It also contains a serial datapath for handling low-performance code and OS functions. The chip includes memory, video and IO interfaces on an industry-standard bus. It also includes camera-specific IO such as videos DACs for NTSC/PAL and analog LCDs, an I2S audio interface, and USB 1.1. It is built in 0.18 um CMOS, runs at 233 MHz, and draws 300 mW. It uses no fixed-function blocks, microcode, or coprocessors, but can capture and compress video at 30 fps at VGA resolution using JPEG, or at CIF resolution using MPEG-4.
Bersack Bret
Goldman Michael
Moniz Matt
Redford John
No associations
LandOfFree
A vector DSP for digital media processors does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with A vector DSP for digital media processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A vector DSP for digital media processors will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-988922