Computer Science – Cryptography and Security
Scientific paper
2007-10-25
Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)
Computer Science
Cryptography and Security
Submitted on behalf of EDAA (http://www.edaa.com/)
Scientific paper
Side channel attacks are a major security concern for smart cards and other embedded devices. They analyze the variations on the power consumption to find the secret key of the encryption algorithm implemented within the security IC. To address this issue, logic gates that have a constant power dissipation independent of the input signals, are used in security ICs. This paper presents a design methodology to create fully connected differential pull down networks. Fully connected differential pull down networks are transistor networks that for any complementary input combination connect all the internal nodes of the network to one of the external nodes of the network. They are memoryless and for that reason have a constant load capacitance and power consumption. This type of networks is used in specialized logic gates to guarantee a constant contribution of the internal nodes into the total power consumption of the logic gate.
Tiri Kris
Verbauwhede Ingrid
No associations
LandOfFree
Design Method for Constant Power Consumption of Differential Logic Circuits does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Design Method for Constant Power Consumption of Differential Logic Circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design Method for Constant Power Consumption of Differential Logic Circuits will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-432369