Development of 64x64 CMOS RO'IC for hybrid IRFPAs

Details Development of 64x64 CMOS RO'IC for hybrid IRFPAs Development of 64x64 CMOS RO'IC for hybrid IRFPAs

Aug 1998

adsabs.harvard.edu/cgi-bin/nph-data_query?bibcode=1998spie.3505..196h&link_type=abstract

Proc. SPIE Vol. 3505, p. 196-199, Imaging System Technology for Remote Sensing, Mingzhi Wei; Xinjian Yi; Jianzhong Han; Fiodor F

Computer Science

Performance

Scientific paper

A new 64 by 64 CMOS readout integrated circuit has been designed for the signal readout of HgCdTe and InSb IR photodetector arrays. The readout integrated circuit comprises a 64 by 64 MOS switching array, a horizontal decoder, and two 32-channel CTIA amplifiers in which the direct injection current of each photodetector is integrated and amplified. It is convenience to adjust the integration time and readout rate of the photodetector array separately. The test result of the readout circuit chips were shown, and the performance of the readout integrated circuit were evaluated.

Affiliated with

Also associated with

No associations

Rating

Development of 64x64 CMOS RO'IC for hybrid IRFPAs does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Development of 64x64 CMOS RO'IC for hybrid IRFPAs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Development of 64x64 CMOS RO'IC for hybrid IRFPAs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-1541290